

Claims

What is claimed is:

- 1 1. A method, comprising:
2 recording an address of a write operation to a memory cached by a non-
3 volatile cache prior to executing an operating system cache driver.

- 1 2. The method of claim 1, wherein recording the address of the write operation
2 further comprises:
3 recording the address in a log.

- 1 3. The method of claim 2, wherein the log is stored in a memory comprising at
2 least one of a static random access memory (SRAM), a dynamic random access
3 memory (DRAM), a flash memory, and a polymer ferroelectric RAM
4 (PFRAM).

- 1 4. The method of claim 1, further comprising:
2 detecting the write operation.

- 1 5. The method of claim 4, wherein detecting the write operation further
2 comprises:
3 trapping an interrupt request.

- 1 6. The method of claim 1, further comprising:
2 modifying data corresponding to the address of the write operation.

- 1 7. The method of claim 6, wherein modifying the data corresponding to the
2 address of the write operation further comprises:
3 updating the data corresponding to the address of the write operation.

1 8. The method of claim 6, wherein modifying the data corresponding to the
2 address of the write operation further comprises:
3 invalidating the data corresponding to the address of the write operation.

1 9. An article comprising a machine-accessible medium having associated data,
2 wherein the data, when accessed, results in a machine performing:
3 recording an address of a write operation to a memory cached by a non-
4 volatile cache prior to executing an operating system cache driver.

1 10. The article of claim 9, wherein the data, when accessed, results in the
2 machine performing:
3 recording the address of the write operation in a log

1 11. The article of claim 10, wherein the log is included in a non-volatile
2 memory.

1 12. The article of claim 10, wherein the data, when accessed, results in the
2 machine performing:
3 setting a flag to indicate an overrun of the log.

1 13. The article of claim 12, wherein the data, when accessed, results in the
2 machine performing:
3 invalidating the non-volatile cache if the flag is set.

1 14. An apparatus, comprising:
2 a non-volatile cache; and

3 a memory to store an address associated with a write operation to a memory
4 cached by the non-volatile cache prior to booting an operating system cache
5 driver.

1 15. The apparatus of claim 14, wherein the address is a logical block address.

1 16. The apparatus of claim 14, wherein the memory comprises a non-volatile
2 memory.

1 17. The apparatus of claim 14, further comprising:
2 a module to receive an interrupt request associated with the write operation.

1 18. The apparatus of claim 17, wherein the interrupt request is a basic input-
2 output system Int13h request.

1 19. A system, comprising:
2 a non-volatile cache; and
3 a memory to store an address associated with a write operation to a memory
4 cached by the non-volatile cache prior to booting an operating system cache
5 driver;
6 a processor coupled to the memory; and
7 a display coupled to the processor.

1 20. The system of claim 19, further comprising:
2 a module to receive an interrupt request associated with the write operation.

1 21. The system of claim 20, wherein the module is included in a device option
2 memory.

1 22. The system of claim 20, wherein the module is included in a basic input-
2 output system.

1 23. The system of claim 19, wherein the memory comprises a non-volatile
2 memory to store a log including a plurality of memory addresses including
3 the address of the write operation.